

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 735 600 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
02.10.1996 Bulletin 1996/40

(51) Int Cl.⁶: H01L 43/06

(21) Application number: 96302220.7

(22) Date of filing: 29.03.1996

(84) Designated Contracting States:
CH DE FR GB LI

(30) Priority: 30.03.1995 JP 72681/95
14.07.1995 JP 178779/95

(71) Applicant: KABUSHIKI KAISHA TOSHIBA
Kawasaki-shi (JP)

(72) Inventors:
• Mochizuki, Hiroshi, c/o K.K. Toshiba
Minato-ku, Tokyo 105 (JP)

• Fujii, Kanae, c/o K.K. Toshiba
Minato-ku, Tokyo 105 (JP)
• Funaki, Hideyuki, c/o K.K. Toshiba
Minato-ku, Tokyo 105 (JP)

(74) Representative: Waldren, Robin Michael
MARKS & CLERK,
57-60 Lincoln's Inn Fields
London WC2A 3LS (GB)

(54) Lateral hall element

(57) A lateral Hall element includes a substrate (1), a first-conductivity type active layer (2) formed on the substrate, a first second-conductivity type semiconductor layer (3) formed to surround the first-conductivity type active layer and formed to a depth to reach the substrate, a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer, current supply electrodes (5₁, 5₂) respectively formed on the pair of first first-conductivity type semiconductor layers, a pair of second first-conductivity type

semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers, sensor electrodes (7₁, 7₂) respectively formed on the pair of second first-conductivity type semiconductor layers, and a plurality of second second-conductivity type semiconductor layers (8₁ to 8₃, 10₁ to 10₃) formed on the surface of the first-conductivity type active layer in position different from the first and second first-conductivity type semiconductor layers.




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D

Description

This invention relates to a lateral Hall element.

FIG. 1A is a top plan view of a conventional lateral Hall element having four terminals, and FIG. 1B is a cross sectional view taken along the line 1B-1B of the lateral Hall element shown in FIG. 1A. FIG. 1C is a cross sectional view taken along the line 1C-1C of the lateral Hall element shown in FIG. 1A. As shown in FIGS. 1A to 1C, an n-type active layer 2 is formed on a p-type silicon substrate 1. The active layer 2 is surrounded by a p-type layer 3 which is formed to such a depth as to reach the substrate 1 and thus the active layer is isolated from the other region. Further, a pair of n⁺-type layers 4₁, 4₂ are formed to face each other on the surface of the active layer 2. A current supply electrode 5₁ is formed on the n⁺-type layer 4₁, and a current supply electrode 5₂ is formed on the n⁺-type layer 4₂. A pair of n⁺-type layers 6₁, 6₂ are formed to face each other on the surface of the active layer 2 in position different from the n⁺-type layers 4₁, 4₂, a sensor electrode 7₁ is formed on the n⁺-type layer 6₁, and a sensor electrode 7₂ is formed on the n⁺-type layer 6₂.

If a current is caused to flow between the current supply electrodes 5₁ and 5₂ to in parallel to the surface portion of the active layer 2 and a magnetic field is applied to the surface of the active layer 2 in a direction perpendicular to the currents, a Hall voltage V_h is induced by the principle of Lorentz between the two sensor electrodes 7₁ and 7₂.

The above lateral Hall element can be manufactured at a low cost by use of the planar technique which is a manufacturing method for integrated circuits since the terminals of the current supply electrodes and sensor electrodes are formed on the surface of the semiconductor layer. Further, in order to reduce an offset voltage occurring when no magnetic field is present, a plurality of lateral Hall elements arranged with an inclination angle of 90 degrees with each other on the same substrate and the orthogonal connection for connecting the current supply electrodes and the sensor electrodes of the respective elements in parallel is used in some cases. When the orthogonal connection is applied, it is necessary to isolate the lateral Hall elements from each other, and the lateral Hall element shown in FIGS. 1A to 1C has such a structure as to be extremely easily isolated from the other elements.

Now, a case wherein a voltage V_{in} is applied between the current supply electrodes 5₁ and 5₂ of the above lateral Hall element is considered. FIGS. 2A to 2C are characteristic diagrams showing the potential distribution Ψ_{1B} on the cross section taken along the line 1B-1B of FIG. 1A, the potential distribution Ψ_D on the cross section taken along the line D-D of FIG. 1A, and the width W_j of a depletion layer in the pn junction portion between the active layer 2 and the p-type layer 3 when V_{in} is set to 0, positive value and negative value, respectively. FIG. 2A shows a case of $V_{in} = 0$, FIG. 2B shows a case of $V_{in} > 0$, and FIG. 2C shows a case of $V_{in} < 0$. In order to prevent a current from flowing in the pn junction portion in the case of $V_{in} < 0$, it is necessary to apply a negative bias voltage to the p-type layer 3.

In the case of $V_{in} = 0$, a level of the potential 0 coincides with the Fermi level (F.L.) on the cross section taken along the line 1B-1B; Ψ_{1B} is positive in the entire region, high in the n⁺-type layers 4₁, 4₂, 6₁ and low in the active layer 2. On the cross section taken along the line D-D, F.L. is lower than the potential 0 by an amount indicated by V_R and Ψ_D becomes lower than the F.L. In this case, W_j is constant.

In the case of $V_{in} > 0$, F.L. on the current supply electrode 5₂ side on the cross section taken along the line 1B-1B becomes higher than the potential 0 by an amount indicated by V_{in} , and Ψ_{1B} is higher than the F.L. in the entire region. For this reason, the width W_j of the depletion layer is widened by an amount corresponding to a rise of the F.L. The potential distribution Ψ_D on the line D-D is the same as that in the case of $V_{in} = 0$.

In the case of $V_{in} < 0$, the potential distribution and a variation in the width of the depletion layer are reversed with respect to those in the case of $V_{in} > 0$. As is understood from FIGS. 2B and 2C, the depletion layer is widened when V_{in} is positive and narrowed when V_{in} is negative.

For example, a case wherein a voltage of -2 V is applied to the p-type layer 3 and a voltage of ± 2 V is applied to the current supply electrode 5 is considered. If the width W_j of the depletion layer at the time of voltage 0 is 0.7 μm , W_j obtained when the voltage is applied greatly varies and is set to 1.79 μm . Further, the expansion of the depletion layer is also changed by the Hall voltage V_h . In FIGS. 2A to 2C, variations in the width of the depletion layer of the pn junction portion between the active layer 2 and the p-type layer 3 are shown, but the width of the depletion layer of the pn junction portion between the substrate 1 and the active layer 2 is also changed since a bias voltage is applied to the pn junction portion between the substrate 1 and the active layer 2. Such a variation in the width of the depletion layer causes a variation in the width of the current path, that is, a variation in the resistance of the element, thereby causing a problem that the linearity between the Hall sensitivity and the magnetic field cannot be maintained. FIG. 3 is a diagram showing a deviation in the Hall voltage V_h from a reference line with respect to an input voltage by using a line connecting a point indicating the Hall voltage V_h obtained when the input voltage is 1 V to an origin as the reference line in the lateral Hall element shown in FIGS. 1A to 1C. As shown in FIG. 3, a deviation in the Hall voltage V_h is rapidly increased in proportion to an increase in the input voltage.

Further, when a voltage of ± 2 V is applied and if the width of the element is set to approx. 100 μm , the resistance of the element varies by several %.

In order to prevent the variation in the resistance, for example, a method for forming a p-type layer on the surface

of part of the active layer 2 and feeding a voltage applied to the p-type layer back to V_{in} or V_h to reduce a variation in the width of the depletion layer is provided. However, with this method, it is necessary to use a complicated external circuit and there occurs a problem that it is impossible to respond to an extremely high-speed variation in the voltage V_{in} .

Further, when the lateral Hall element is used for detection of electric power of a watt-hour meter or the like, it becomes necessary to alternately apply positive and negative voltages to a pair of current supply electrodes of one lateral Hall element since the electric power is an AC power. That is, the direction of a current flowing between the pair of current supply electrodes is changed according to the frequency of the AC power. Further, in a case where positive and negative voltages applied between the current supply electrodes are different in the absolute value, the extensions of depletion layers formed in the junction portions between the active layer and the substrate and element isolation region are changed at the time of application of positive and negative voltages, and therefore, the Hall characteristic is changed. That is, the dependencies of the Hall characteristic on the polarity of the voltage and on the absolute value of the voltage occur. In this case, it is considered to suppress the above influence by increasing the thickness of the active layer, but the current component contributing to the Hall voltage V_h induced at this time is reduced and the Hall sensitivity is lowered. Further, when the thickness of the active layer is made extremely large, the element isolation diffusion becomes far from realistic and the side diffusion by the element isolation becomes larger to exert an influence on the precision of the pattern shape of the lateral Hall element.

On the other hand, as a factor which determines the performance of the lateral Hall element, there is an offset voltage occurring when no magnetic field is present as described before. It is considered that the cause of generation of the offset voltage is the unbalance of a four-terminal bridge constructed by two current supply electrodes and two sensor electrodes in the lateral Hall element. For example, if the resistances between the current supply electrodes and the sensor electrodes are equal to each other, a voltage between the sensor electrodes becomes 0, but if the resistances are different from each other, a certain voltage occurs. It is well known in the art that a deviation in the resistances is caused by the dissymmetry of the current supply electrodes and the sensor electrodes or partial variation in the resistances by the piezo resistance effect occurring in the Si crystal by a stress applied to the lateral Hall element from the exterior. In order to suppress this type of offset voltage, various proposals have been made. The orthogonal connection is one of the effective methods. However, with this method, it is necessary to form a plurality of Hall elements and the offset voltage cannot be completely eliminated. It is difficult to directly adjust the offset voltage from the exterior once the offset voltage is generated.

As described above, in the conventional lateral Hall element, the extensions of depletion layers from the substrate and element isolation region towards the active layer are varied to deteriorate the linearity of the Hall sensitivity and it is difficult to compensate for an offset voltage caused by a deviation in the resistances of the four-terminal bridge constructed by a pair of current supply electrodes and a pair of sensor electrodes.

An object of this invention is to provide a lateral Hall element which is excellent in the linearity of the Hall sensitivity in comparison with the conventional lateral Hall element and which can adequately attain the offset compensation.

In order to attain the above object, a lateral Hall element according to this invention comprises a substrate; a first-conductivity type active layer formed on the substrate; a first second-conductivity type semiconductor layer formed to surround the first-conductivity type active layer and formed to a depth to reach the substrate; a pair of first first-conductivity type semiconductor layers of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer; current supply electrodes respectively formed on the pair of first first-conductivity type semiconductor layers; a pair of second first-conductivity type semiconductor layers of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers; sensor electrodes respectively formed on the pair of second first-conductivity type semiconductor layers; and a plurality of second second-conductivity type semiconductor layers formed on the surface of the first-conductivity type active layer in position different from the first and second first-conductivity type semiconductor layers.

The potentials of portions of the first-conductivity type active layer which lie around the second second-conductivity type semiconductor layers can be made substantially constant by respectively applying potentials to the plurality of second second-conductivity type semiconductor layers. Therefore, the width of the depletion layer extending from the first second-conductivity type semiconductor layer which is an element isolation region to the first-conductivity type active layer can be made independent from an input voltage and the linearity of the Hall sensitivity, that is, the dependency of the Hall sensitivity on the input voltage can be maintained.

Further, a second lateral Hall element according to this invention comprises a second-conductivity type substrate; a first-conductivity type active layer formed on the substrate; a second-conductivity type semiconductor layer formed to surround the first-conductivity type active layer and formed to a depth to reach the substrate; a pair of first first-conductivity type semiconductor layers of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer; current supply electrodes respectively formed on the pair of first first-conductivity type semiconductor layers; a pair of second first-conductivity type semiconductor layers of high impurity concentration formed with a preset distance apart from each other on the surface of the first-

conductivity type active layer in position different from the first first-conductivity type semiconductor layer; sensor electrodes respectively formed on the pair of second first-conductivity type semiconductor layers; and a third first-conductivity type semiconductor layer having a resistance lower than the first-conductivity type active layer and formed selectively or entirely between the first-conductivity type active layer and the substrate.

5 The extension of the depletion layer from the substrate to the first-conductivity type active layer can be suppressed by forming the third first-conductivity type semiconductor layer having a resistance lower than the first-conductivity type active layer between the first-conductivity type active layer and the substrate and the dependency of the Hall sensitivity on the input voltage, the dependency of the offset voltage on the input voltage and the dependency of the input voltage on the polarity can be improved.

10 Further, a third lateral Hall element according to this invention comprises a substrate; a first-conductivity type active layer formed on the substrate; a pair of first first-conductivity type semiconductor layers of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer; current supply electrodes respectively formed on the pair of first first-conductivity type semiconductor layers; a pair of second first-conductivity type semiconductor layers of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers; sensor electrodes respectively formed on the pair of second first-conductivity type semiconductor layers; an element isolation layer formed to surround the first-conductivity type active layer and formed to a depth to reach the substrate; and an insulating film formed between the first-conductivity type active layer and the substrate.

20 The element isolation layer is formed of an insulating material or a second second-conductivity type semiconductor layer, for example. Further, it is preferable to set the thickness of the first-conductivity type active layer in a range of 0.5 to 9 μm and set the thickness of the insulating film in a range of 0.3 to 2 μm .

The extension of the depletion layer from the substrate to the first-conductivity type active layer can be stably suppressed by forming the element isolation layer formed of an insulating material or a second-conductivity type semiconductor layer to surround the first-conductivity type active layer and forming an insulating film between the first-conductivity type active layer and the substrate. Therefore, the dependency of the Hall sensitivity on the input voltage, the dependency of the offset voltage on the input voltage and the dependency of the input voltage on the polarity can be improved. Further, preferable specific sensitivity can be obtained by setting the thickness of the first-conductivity type active layer in a range of 0.5 to 9 μm . Also, the operation of a parasitic MOS transistor can be suppressed and warping of the SOI wafer can be prevented by setting the thickness of the insulating film in a range of 0.3 to 2 μm .

30 Further, a fourth lateral Hall element according to this invention comprises a second-conductivity type substrate; a first-conductivity type active layer formed on the second-conductivity type substrate; a pair of first first-conductivity type semiconductor layers of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer; current supply electrodes respectively formed on the pair of first first-conductivity type semiconductor layers; a pair of second first-conductivity type semiconductor layers of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers; sensor electrodes respectively formed on the pair of second first-conductivity type semiconductor layers; a third first-conductivity type semiconductor layer formed between the first-conductivity type active layer and the second-conductivity type substrate; and a first second-conductivity type semiconductor layer having a resistance lower than the first-conductivity type active layer and selectively formed on the third first-conductivity type semiconductor layer; wherein a second second-conductivity type semiconductor layer is formed to surround the first and second first-conductivity type semiconductor layers and formed from the surface of the first-conductivity type active layer to a depth to reach the first second-conductivity type semiconductor layer.

45 The extension of the depletion layer from the substrate to the first-conductivity type active layer can be suppressed by forming the first second-conductivity type semiconductor layer having a resistance lower than the first-conductivity type active layer and the second second-conductivity type semiconductor layer so as to surround a portion below the first-conductivity type active layer and the side surface thereof and forming all of the current supply electrodes and sensor electrodes on the surrounded portion of the first-conductivity type active layer with the first and second first-conductivity type semiconductor layers disposed therebetween. With this structure, the dependency of the Hall sensitivity on the input voltage can be improved as in the former case.

50 Further, a fifth lateral Hall element according to this invention comprises a substrate; a first-conductivity type active layer formed on the substrate; a pair of first first-conductivity type semiconductor layers of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer; current supply electrodes respectively formed on the pair of first first-conductivity type semiconductor layers; a pair of second first-conductivity type semiconductor layers of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers; sensor electrodes respectively formed on the pair of second first-conductivity type semiconductor layers; and a third first-conductivity type semiconductor layer having a resistance lower than the first-conductivity type active layer and selectively formed on the third first-conductivity type semiconductor layer; wherein a second second-conductivity type semiconductor layer is formed to surround the first and second first-conductivity type semiconductor layers and formed from the surface of the first-conductivity type active layer to a depth to reach the first second-conductivity type semiconductor layer.

conductor layers; a plurality of second-conductivity type semiconductor layers formed on the surface of the first-conductivity type active layer in position different from the first and second first-conductivity type semiconductor layers; gate electrodes respectively formed on the second-conductivity type semiconductor layers; an element isolation layer formed to surround the first-conductivity type active layer and formed to a depth to reach the substrate; and an insulating film formed between the first-conductivity type active layer and the substrate.

The second-conductivity type semiconductor layers are disposed in position apart from an intersection of a line connecting the centers of the pair of first first-conductivity type semiconductor layers and a line connecting the centers of the pair of second first-conductivity type semiconductor layers. More specifically, the second-conductivity type semiconductor layers are disposed in position apart from a line connecting the centers of the pair of first first-conductivity type semiconductor layers and a line connecting the centers of the pair of second first-conductivity type semiconductor layers.

In this case, by forming one or more second second-conductivity type semiconductor layers for constructing junction gates on the surface of the first-conductivity type active layer and applying potentials to the second semiconductor layers, the depletion layer extends into the first-conductivity type active layer to change the current path so that adequate offset compensation can be attained in cooperation with the operation of suppressing the extension of the depletion layer from the substrate to the first-conductivity type active layer.

It is preferable to set the thickness of the first-conductivity type active layer in a range of 3.5 to 6 μm , and it is preferable to set the thickness of the second-conductivity type semiconductor layer to 1 μm or less. Further, it is preferable to set a difference between the thickness of the first-conductivity type active layer and the thickness of the second-conductivity type semiconductor layer in a range of 2 to 5 μm . Further, the element isolation layer is formed of an insulating material or a second second-conductivity type semiconductor layer, for example.

A lowering in the sensitivity can be prevented by setting the thickness of the first-conductivity type active layer in a range of 3.5 to 6 μm and setting the thickness of the second-conductivity type semiconductor layer to 1 μm or less. Further, a lowering in the specific sensitivity and degradation of the offset voltage adjusting function can be prevented by setting the difference between the thickness of the first-conductivity type active layer and the thickness of the second-conductivity type semiconductor layer in a range of 2 to 5 μm and making an optimum element structure.

Further, a sixth lateral Hall element according to this invention comprises a first-conductivity type substrate; a first-conductivity type active layer formed on the first-conductivity type substrate; a pair of first first-conductivity type semiconductor layers of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer; current supply electrodes respectively formed on the pair of first first-conductivity type semiconductor layers; a pair of second first-conductivity type semiconductor layers of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers; sensor electrodes respectively formed on the pair of second first-conductivity type semiconductor layers; a first second-conductivity type semiconductor layer formed between the first-conductivity type active layer and the first-conductivity type substrate; and a second second-conductivity type semiconductor layer formed from the surface of the first-conductivity type active layer to a depth to reach the first second-conductivity type semiconductor layer to surround the first and second first-conductivity type semiconductor layers; wherein the thickness of the first second-conductivity type semiconductor layer is set in a range of 1.5 to 3 μm .

The semiconductor layer having the same conductivity type as the substrate and formed in contact with the first-conductivity type active layer can be omitted in the fourth lateral Hall element by using the first-conductivity type substrate. Further, the same effect as that of the fourth lateral Hall element according to this invention can be attained.

A seventh lateral Hall element according to this invention has a gate insulation film formed on a portion of the first-conductivity type active layer which is surrounded by an element isolation layer in the third lateral Hall element according to this invention; and a plurality of gate electrodes formed on the gate insulation film in position different from the current supply electrodes and the sensor electrodes.

Thus, the same effect as that of the fifth lateral Hall element according to this invention can be attained by forming one or more MOS structures on the surface of the first-conductivity type active layer in the third lateral Hall element according to this invention and applying a potential to the gate terminal of the MOS structure.

An eighth lateral Hall device according to this invention has four lateral Hall elements which are each constructed by the fifth or seventh lateral Hall element according to this invention, the lateral Hall elements are arranged with an inclination angle of 90 degrees with each other, corresponding ones of the current supply electrodes of the lateral Hall elements are connected in parallel in the orthogonal fashion, corresponding ones of the sensor electrodes of the lateral Hall elements are connected in parallel in the orthogonal fashion, and the gate electrodes of the lateral Hall elements are connected to each other in a desired manner.

The degree and width of a variation of the offset voltage adjustment can be selected and further adequate offset compensation can be attained by connecting one pair of current supply electrodes and one pair of sensor electrodes of each of the fifth or seventh lateral Hall elements in parallel in the orthogonal fashion, selectively connecting the

second-conductivity type semiconductor layers or the gate electrodes to each other, and applying preset potentials thereto.

A ninth lateral Hall element according to this invention is a lateral Hall element which is constructed by the fifth or seventh lateral Hall element, and the lateral Hall element is used as a power detection element by passing a current proportional to a voltage of a to-be-measured system between the pair of current supply electrodes, applying the magnetic field proportional to a current in the to-be-measured system, and outputting a Hall voltage proportional to the product of the voltage and current in the to-be-measured system between the pair of sensor electrodes.

The electric power of the to-be-measured system can be measured with high precision by using the fifth or seventh lateral Hall element as a power detection element by utilizing the multiplication function of the voltage and current thereof.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

FIG. 1A is a top plan view of a conventional lateral Hall element;

FIG. 1B is a cross sectional view of the lateral Hall element taken along the line 1B-1B of FIG. 1A;

FIG. 1C is a cross sectional view of the lateral Hall element taken along the line 1C-1C of FIG. 1A;

FIG. 2A is a characteristic diagram of the lateral Hall element of FIG. 1A when $V_{IN} = 0$;

FIG. 2B is a characteristic diagram of the lateral Hall element of FIG. 1A when $V_{IN} > 0$;

FIG. 2C is a characteristic diagram of the lateral Hall element of FIG. 1A when $V_{IN} < 0$;

FIG. 3 is a diagram indicating a deviation of the Hall voltage V_h from the linearity in relation to an input voltage in the conventional lateral Hall element;

FIG. 4A is a top plan view of a lateral Hall element according to a first embodiment of this invention;

FIG. 4B is a cross sectional view of the lateral Hall element taken along the line 4B-4B of FIG. 4A;

FIG. 4C is a cross sectional view of the lateral Hall element taken along the line 4C-4C of FIG. 4A;

FIG. 4D is a cross sectional view of the lateral Hall element taken along the line 4D-4D of FIG. 4A;

FIG. 5 is a schematic diagram indicating the wiring for the electrodes in the lateral Hall element of the above embodiment;

FIG. 6A is a characteristic diagram of the lateral Hall element of the above embodiment when $V_{IN} = 0$;

FIG. 6B is a characteristic diagram of the lateral Hall element of the above embodiment when $V_{IN} > 0$;

FIG. 6C is a characteristic diagram of the lateral Hall element of the above embodiment when $V_{IN} < 0$;

FIG. 7 is a top plan view of a lateral Hall element according to a second embodiment of this invention;

FIG. 8A is a top plan view of a lateral Hall element according to a third embodiment of this invention;

FIG. 8B is a cross sectional view of the lateral Hall element taken along the line 8B-8B of FIG. 8A;

FIG. 9 is a cross sectional view of a lateral Hall element according to a fourth embodiment of this invention;

FIG. 10A is a top plan view of a lateral Hall element according to a fifth embodiment of this invention;

FIG. 10B is a cross sectional view of the lateral Hall element taken along the line 10B-10B of FIG. 10A;

FIG. 11A is a top plan view of a lateral Hall element according to a sixth embodiment of this invention;

FIG. 11B is a cross sectional view of the lateral Hall element taken along the line 11B-11B of FIG. 11A;

FIG. 12 is a diagram indicating the relation between the input voltage and offset voltage of the lateral Hall element according to the above embodiment together with a comparison example;

FIG. 13A is a top plan view showing a modification of the lateral Hall element of the above embodiment;

FIG. 13B is a cross sectional view of the lateral Hall element taken along the line 13B-13B of FIG. 13A;

FIG. 14 is a diagram indicating a variation in the specific sensitivity with respect to the thickness of the active layer of the lateral Hall element according to the above embodiment;

FIG. 15A is a top plan view of a lateral Hall element according to a seventh embodiment of this invention;

FIG. 15B is a cross sectional view of the lateral Hall element taken along the line 15B-15B of FIG. 15A;

FIG. 16A is a top plan view showing a modification of the lateral Hall element according to the above embodiment;

FIG. 16B is a cross sectional view of the lateral Hall element taken along the line 16B-16B of FIG. 16A;

FIG. 17A is a top plan view of a lateral Hall element according to an eighth embodiment of this invention;

FIG. 17B is a cross sectional view of the lateral Hall element taken along the line 17B-17B of FIG. 17A;

FIG. 18A is a top plan view of a lateral Hall element according to a ninth embodiment of this invention;

FIG. 18B is a cross sectional view of the lateral Hall element taken along the line 18B-18B of FIG. 18A;

FIG. 19 is a diagram showing the result of experiments obtained by adjusting the offset voltage by changing the gate voltage in the lateral Hall element according to the above embodiment;

FIG. 20 is a diagram indicating the relation between the thickness of the active layer and the depth of the conductivity type diffusion layer with respect to a variation in the specific sensitivity in the lateral Hall element according to the above embodiment;

FIG. 21 is a diagram indicating a deviation of the Hall voltage V_h from the linearity in relation to an input voltage

in the lateral Hall element according to the modification of the above embodiment;
 FIG. 22A is a top plan view showing a modification of the lateral Hall element according to the above embodiment;
 FIG. 22B is a cross sectional view of the lateral Hall element taken along the line 22B-22B of FIG. 22A;
 FIG. 23A is a top plan view of a lateral Hall element according to a tenth embodiment of this invention;
 FIG. 23B is a cross sectional view of the lateral Hall element taken along the line 23B-23B of FIG. 23A;
 FIG. 24 is a connection diagram of a lateral Hall device according to an eleventh embodiment of this invention
 which permits the adjustment of an offset voltage from the exterior by using four lateral Hall elements of FIGS.
 18A, 18B and making an orthogonal connection; and
 FIG. 25 is a circuit diagram showing an example of a watt-hour meter by using any one of the lateral Hall elements
 of the above embodiments.

There will now be described embodiments of this invention with reference to the accompanying drawings.

(First Embodiment)

FIG. 4A is a top plan view of a lateral Hall element according to a first embodiment of this invention, and FIG. 4B is a cross sectional view of the lateral Hall element taken along the line 4B-4B of FIG. 4A. FIG. 4C is a cross sectional view of the lateral Hall element taken along the line 4C-4C of FIG. 4A, and FIG. 4D is a cross sectional view of the lateral Hall element taken along the line 4D-4D of FIG. 4A. In FIGS. 4A to 4D, an n-type active layer 2 is formed on a p-type silicon substrate 1. The active layer 2 is surrounded by a p-type layer 3 which is formed to such a depth as to reach the substrate 1 and thus the active layer is isolated from the other region. Further, a pair of n⁺-type layers 4₁, 4₂ are formed to face each other on the surface of the active layer 2. A current supply electrode 5₁ is formed on the n⁺-type layer 4₁, and a current supply electrode 5₂ is formed on the n⁺-type layer 4₂. A pair of n⁺-type layers 6₁, 6₂ are formed to face each other on the surface of the active layer 2 in position different from the n⁺-type layers 4₁, 4₂, a sensor electrode 7₁ is formed on the n⁺-type layer 6₁, and a sensor electrode 7₂ is formed on the n⁺-type layer 6₂.

Further, p-type layers 8₁, 8₂, 8₃ are formed to such a depth as not to reach the substrate 1 and disposed in a row in position on the outer side with respect to the n⁺-type layer 6₂. An electrode 9₁ is formed on the p-type layer 8₁, an electrode 9₂ is formed on the p-type layer 8₂, and an electrode 9₃ is formed on the p-type layer 8₃. Likewise, p-type layers 10₁, 10₂, 10₃ are formed in a row on the surface of the active layer 3 in position on the outer side with respect to the n⁺-type layer 6₁, and electrodes 11₁, 11₂, 11₃ are formed on the respective p-type layers. The p-type layers 8₁ to 8₃ are arranged at adequate distances from the substrate 1 and the other p-type layers 8₁ to 8₃ so that the depletion layers extending from the p-type layers 8₁ to 8₃ will not be brought into contact with the substrate 1 or the other p-type layers 8₁ to 8₃.

The ratio L/W of the distance L between the current supply electrodes 5₁ and 5₂ to the width W of the current supply electrode 5 is set to approx. 1 in order to make the Hall sensitivity maximum. Specifically, the width W and the distance L are approx. 120 μm and may be preferably set to approx. 10 to 1000 μm. The reason is that an alignment error in the manufacturing process becomes large and a deviation amount of the offset voltage becomes large if the width W and the distance L are 10 μm or less. Further, if the width W and the distance L are larger than 1000 μm, the resistance of the element becomes smaller to increase the loss and the chip area becomes large. The dimensions of the width W and the distance L of the current supply electrodes 5₁, 5₂ are commonly used in each of the second and succeeding embodiments.

An example of the wiring between the electrodes of the lateral Hall element shown in FIGS. 4A to 4D is diagrammatically shown in FIG. 5. The current supply electrode 5₁, the electrodes 9₁, 9₂, 9₃, and the current supply electrode 5₂ are connected to each other via resistors 12₁, 12₂, 12₃, 12₄ of high resistance. Likewise, the current supply electrode 5₁, the electrodes 11₁, 11₂, 11₃, and the current supply electrode 5₂ are connected to each other via resistors 13₁, 13₂, 13₃, 13₄ of high resistance. Further, a variable power supply 14₁ is connected between the current supply electrode 5₂ and the electrode 9₃, and a variable power supply 14₂ is connected between the current supply electrode 5₂ and the electrode 11₃. Further, a variable power supply 15 for supplying V_{in} is connected between the current supply electrodes 5₁ and 5₂. A Hall voltage V_h is detected by a voltmeter 16 connected between the sensor electrodes 7₁, 7₂.

FIGS. 6A to 6C are characteristic diagrams respectively showing the potential distribution Ψ_{4B} on the cross section taken along the line 4B-4B of FIG. 4A, the potential distribution Ψ_{4C} on the cross section taken along the line 4C-4C of FIG. 4A and the width W_j of the depletion layer in the pn junction portion between the active layer 2 and the p-type layer 3 when a voltage V_{in} is applied between the current supply electrodes 5₁ and 5₂ of the above lateral Hall element. FIG. 6A shows a case wherein V_{in} = 0, FIG. 6B shows a case wherein V_{in} > 0, and FIG. 6C shows a case wherein V_{in} < 0.

In the case of V_{in} = 0, Ψ_{4B} becomes the same as Ψ_{1B} shown in FIG. 2A, but in Ψ_{4C} , the potential of the n-type layer 2 becomes higher than the potential 0 and the potentials of the p-type layers 8₁ to 8₃ becomes lower than the potential 0. The depletion layers take shapes corresponding to the p-type layers 8₁ to 8₃.

In the case of V_{in} > 0, in both of Ψ_{4B} and Ψ_{4C} , the F.L. on the current supply electrode 5₂ side becomes higher

than the potential 0 by V_{in} . At this time, the potentials of the p-type layers 8_1 to 8_3 rise in proportion to V_{in} . As a result, the width W_j of the depletion layer is widened on the current supply electrode 5_2 side but is narrowed on the current supply electrode 5_1 side. Therefore, in this case, only the shape of the depletion layer in the case of $V_{in} = 0$ varies, and the depletion layer is not substantially widened as a whole. An increase thereof is at most 2% for an application voltage of +2 V.

In the case of $V_{in} < 0$, the relation between the current supply electrode lying on the potential rising side and the other current supply electrode is reversed in comparison with the case of $V_{in} > 0$, and in this case, the depletion layer is not substantially widened as a whole.

Therefore, the extension of the entire depletion layer along the cross sections taken along the lines 4B-4B and 4C-4C becomes substantially independent from V_{in} . As a result, the resistance of the element is kept substantially unchanged and the linearity of the Hall sensitivity can be maintained. Further, in the above lateral Hall element, since potential differences can be applied between the electrodes 9_1 , 9_2 , 9_3 and the electrodes 11_1 , 11_2 , 11_3 by use of the power supplies 14_1 and 14_2 , different values of W_j can be set on the side of the electrodes 9_1 to 9_3 and on the side of the electrodes 11_1 to 11_3 . Thus, an unbalanced voltage occurring between the sensor electrodes 7_1 and 7_2 can be canceled.

(Second Embodiment)

FIG. 7 is a top plan view of a lateral Hall element according to a second embodiment of this invention. In FIG. 7, portions which are the same as those of FIGS. 4A to 4D are denoted by the same reference numerals and this is applied to the following drawings. The lateral Hall element is different from the lateral Hall element of FIGS. 4A to 4D in that eight p-type layers 8_1 to 8_4 , 10_1 to 10_4 are formed and eight electrodes 9_1 to 9_4 , 11_1 to 11_4 are respectively formed on them. Still another different point is that the p-type layers 8_1 to 8_4 , 10_1 to 10_4 and the electrodes 9_1 to 9_4 , 11_1 to 11_4 are not formed on the outer side of the sensor electrodes 7_1 , 7_2 , but are formed in substantially the same row as the sensor electrodes 7_1 , 7_2 between two current supply electrodes 5_1 and 5_2 , the electrodes 9_2 , 9_3 and the electrodes 11_2 , 11_3 are disposed to respectively surround half portions of the sensor electrodes 7_2 and 7_1 .

In the lateral Hall element, since the sensitivity is lowered if n⁺-type layers 6_1 , 6_2 are disposed in the current path, the sensitivity can be enhanced by using the structure shown in FIG. 7.

(Third Embodiment)

FIG. 8A is a top plan view of a lateral Hall element according to a third embodiment of this invention, and FIG. 8B is a cross sectional view of the lateral Hall element taken along the line 8B-8B of FIG. 8A. The lateral Hall element is different from the lateral Hall element of FIGS. 4A to 4D in that four p-type layers 17_1 , 17_2 , 17_3 , 17_4 are formed in an area surrounded by the current supply electrodes 5 and the electrodes 9, 11 and electrodes 18_1 , 18_2 , 18_3 , 18_4 are respectively formed on the p-type layers 17_1 , 17_2 , 17_3 , 17_4 . Still another different point is that an n⁺-type layer 19 is formed between the substrate 1 and the active layer 2. Since an influence by the depletion layer extending from the substrate 1 is exerted only on the n⁺-type layer 19 and is not exerted on the active layer 2 due to the presence of the n⁺-type layer 19, the sensitivity of measurement can be made constant.

In the above lateral Hall element, the extension of the depletion layer in a direction perpendicular to the cross section taken along the line 8B-8B can be suppressed by setting the potentials of the current supply electrode 5_1 , electrodes 18_1 , 18_3 , electrodes 18_2 , 18_4 , and current supply electrode 5_2 to fixed values which become larger or smaller in this order.

The p-type layers 17_1 to 17_4 are formed by diffusing impurity from the upper surface of the element, but when the diffusion depth t_{Gate} comes near the thickness t_{VG} of the active layer 2, the sensitivity is lowered. Therefore, it is preferable to set t_{Gate} as small as possible and it may be set to 1 μm or less, for example.

Further, if the area of the p-type layers 17_1 to 17_4 is large, the resistance of the element is made larger and the sensitivity thereof is lowered, and therefore, it is preferable to set the length L_G and the width W_G of the electrodes 18_1 to 18_4 on the p-type layers 17_1 to 17_4 as small as possible in a range that formation of the electrodes 18_1 to 18_4 is effective. Specifically, the length L_G is set to approx. 30 μm , and preferably 50 μm or less and the width W_G is set to approx. 30 μm , and preferably 50 μm or less.

Further, if the thickness t_{VG} of the active layer 2 is set to a value excessively larger than the diffusion depth of the n⁺-type layers 4_1 , 4_2 , 6_1 , 6_2 , a current component in the longitudinal direction which does not contribute to the Hall voltage V_h is generated and the sensitivity is lowered, and therefore, it is preferably set to 3.5 to 6 μm . The fact that "it is preferable to set the diffusion depth t_{Gate} as small as possible, for example, to 1 μm or less, and it is preferable to set the thickness t_{VG} of the active layer 2 to approx. 3.5 to 6 μm " is not limited to this embodiment and can be commonly applied to the other embodiments.

(Fourth Embodiment)

FIG. 9 is a cross sectional view of a lateral Hall element according to a fourth embodiment of this invention and corresponding to the cross sectional view taken along the line 8B-8B of FIG. 8A. The lateral Hall element is different from the lateral Hall element of FIG. 8B in that a silicon oxide film 20 is formed between the substrate 1 and the active layer 2 instead of the n-type layer 19 of FIG. 8B as shown in FIG. 9. Since the active layer 2 can be electrically isolated from the substrate 1 due to the presence of the silicon oxide layer 20, an influence by the depletion layer extending from the substrate 1 on the active layer 2 can be almost completely eliminated.

(Fifth Embodiment)

FIG. 10A is a top plan view of a lateral Hall element according to a fifth embodiment of this invention, and FIG. 10B is a cross sectional view of the lateral Hall element taken along the line 10B-10B of FIG. 10A. The lateral Hall element has a substrate 1 (p type; resistivity : 2 to 6 Ω -cm; thickness : approx. 625 μ m), an active layer 2 (n type; resistivity : 1.5 to 2.5 Ω -cm; thickness : approx. 5 μ m) having a conductivity type opposite to that of the substrate 1 and formed on the substrate 1, and a semiconductor layer 19 (n type; resistivity : 0.001 Ω -cm or less) having the same conductivity type as that of the active layer 2 and a resistance lower than that of the active layer 2 and selectively or entirely formed between the substrate 1 and the active layer 2.

With the above structure, when a bias voltage is applied between the substrate 1 and the active layer 2, depletion layers extend on the substrate 1 side and the active layer 2 side, but extension of the depletion layer on the active layer 2 can be suppressed since the semiconductor layer 19 has a low resistance and a high impurity concentration of 10^{20} cm⁻³ or less. Further, the linearity of various Hall characteristics such as the specific sensitivity, offset voltage, input resistance with respect to the input voltage can be improved and a variation in the Hall characteristic with respect to the polarity of the voltage applied to the pair of current supply electrodes 5₁, 5₂ and the magnitudes thereof caused by an influence by the bias voltage applied between the substrate 1 and the active layer 2 can be suppressed.

It is preferable to set the thickness of the semiconductor layer 19 to 0.5 to 3 μ m when taking it into consideration that it will suppress the extension of the depletion layer and suppress the side diffusion length at the time of formation. Further, a two-layered structure of SiO₂ films 41, 42 is formed on the active layer 2 and p-type layer 3, and it is preferable to set the thickness of the upper layer or SiO₂ film 41 to 3000 to 5000 μ m and set the thickness of the lower layer or SiO₂ film 42 to approx. 500 μ m.

(Sixth Embodiment)

FIG. 11A is a top plan view of a lateral Hall element according to a sixth embodiment of this invention, and FIG. 11B is a cross sectional view of the lateral Hall element taken along the line 11B-11B of FIG. 11A. The lateral Hall element has an SOI substrate formed of a substrate 1 (p type; resistivity : 2 to 6 Ω -cm), an active layer 2 (n type; resistivity : 1.5 to 2.5 Ω -cm) and an insulating layer 21 (SiO₂) formed between the substrate 1 and the active layer 2. An element isolation layer 22 (width : 1 μ m) can be formed of a pn junction isolation layer (p-type surface concentration : 10^{18} cm⁻³ or less) or dielectric isolation layer by trench element isolation. The depletion layer does not extend into the active layer 2 at all due to the presence of the insulating layer 21 and a variation in the various Hall characteristics caused by the potential difference between the substrate 1 and the active layer 2 can be prevented. Further, when the element isolation layer 22 is formed by dielectric isolation, an influence of the depletion layer extending into the active layer 2 from the side surface can be prevented. It is preferable to set the thickness of the insulating layer 21 to 0.3 to 2 μ m from the viewpoint of suppression of the operation of the parasitic transistor and prevention of warping of the SOI wafer. Further, when the element isolation layer is formed of a p-type layer 3 and formed by pn junction isolation as shown in FIG. 13B in the lateral Hall element shown in FIG. 13A, a guard ring layer 23 (p type) having a diffusion depth larger than the n-type layers 4₁, 4₂, 6₁, 6₂ (depth : approx. 0.5 μ m) for the current supply electrodes 5₁, 5₂ and sensor electrodes 7₁, 7₂ may be formed to surround the current supply electrodes 5₁, 5₂ and sensor electrodes 7₁, 7₂ in order to suppress the influence by extension of the depletion layer from the side surface as described before. It is necessary to set the thickness of the guard ring layer 23 larger than half the depth of the active layer 2 in such a range that the guard ring layer will not reach the insulating layer 21. FIG. 12 is a diagram indicating the dependency of the offset voltage V_{off} on the input voltage V_{in} when the SOI substrate of the above embodiment is used. A variation in V_{off} with a variation in V_{in} is extremely small in comparison with the case of the conventional structure and is suppressed to 1 mV or less.

A variation in the specific sensitivity with respect to the thickness t_{VG} of the active layer 2 is shown in FIG. 14. It is understood from FIG. 14 that the maximum specific sensitivity can be attained when the thickness t_{VG} of the active layer 2 is approx. 4 μ m. On the other hand, if the specific sensitivity is excessively low, noise cannot be distinguished and the resolution is lowered. Therefore, it is preferable to set the specific sensitivity to 6.5 mV/KG-V, and in this case,

the thickness t_{VG} of the active layer 2 is 9 μm or less. However, if the thickness t_{VG} is excessively small, the surface scattering of carriers occurs in the interface between the active layer 2 and the insulating layer 21 to lower the mobility, and it is preferable to set the thickness t_{VG} to 0.5 μm or more.

(Seventh Embodiment)

FIG. 15A is a top plan view of a lateral Hall element according to a seventh embodiment of this invention, and FIG. 15B is a cross sectional view of the lateral Hall element taken along the line 15B-15B of FIG. 15A. The lateral Hall element has a substrate 1 (p type; resistivity : 2 to 6 $\Omega\text{-cm}$), a semiconductor layer 24 (n type; resistivity : 1.5 to 2.5 $\Omega\text{-cm}$; thickness : 1.5 to 5 μm) having a conductivity type opposite to that of the substrate 1 and formed by epitaxial growth on the substrate 1, a semiconductor layer 25 (p type; resistivity : 0.05 to 0.1 $\Omega\text{-cm}$; thickness : 0.5 to 3 μm) having the same conductivity type as that of the substrate 1 and selectively formed on the surface of the semiconductor layer 25, and an active layer 2 (n type; resistivity : 1.5 to 2.5 $\Omega\text{-cm}$; thickness : approx. 5 μm) having a conductivity type opposite to that of the substrate 1 and formed by epitaxial growth on the semiconductor layers 24, 25.

Further, a guard ring layer 23 (p type; surface concentration : 10^{18} cm^{-3}) having the same conductivity type as that of the substrate 1 is selectively formed from the surface of the active layer 2 to reach the semiconductor layer 25 so as to surround n⁺-type layers 4₁, 4₂ (n type; resistivity : 0.001 $\Omega\text{-cm}$) formed on the active layer 2 for a pair of current supply electrodes 5₁, 5₂ and n⁺-type layers (n type; resistivity : 0.001 $\Omega\text{-cm}$) for a pair of sensor electrodes 7₁, 7₂. With the above structure, variations in the various Hall characteristics caused by the influence of bias voltages applied between the substrate 1 and the active layer 2 and between the element isolation layer 3 and the active layer 2 can be suppressed as described before. If the substrate 1 is n type in the seventh embodiment, the semiconductor layer 25 having the same conductivity type as that of the substrate 1 can be omitted as shown in FIGS. 16A, 16B. In this case, it is preferable that the semiconductor layer 24 is formed of p type, the resistivity thereof lies in a range of 1.5 to 2.5 μm , and the thickness thereof is set in a range of 1.5 to 3.0 μm .

(Eighth Embodiment)

FIG. 17A is a top plan view of a lateral Hall element according to an eighth embodiment of this invention, and FIG. 17B is a cross sectional view of the lateral Hall element taken along the line 17B-17B of FIG. 17A. This embodiment is so constructed that the resistance of the substrate 1 is made larger than that of the active layer 2 by two to four figures (the impurity concentration of the substrate is lowered and the resistivity thereof is set to 200 to 400 $\Omega\text{-cm}$) so as to permit the depletion layer to extend towards the substrate 1 side, thereby suppressing extension of the depletion layer towards the active layer 2 side.

(Ninth Embodiment)

FIG. 18A is a top plan view of a lateral Hall element according to a ninth embodiment of this invention, and FIG. 18B is a cross sectional view of the lateral Hall element taken along the line 18B-18B of FIG. 18A. The element of this embodiment is so constructed that the offset voltage can be adjusted from the exterior. In an example of FIGS. 18A, 18B, the element of the sixth embodiment (FIGS. 11A, 11B) is used. That is, one or more diffusion layers 26 (surface concentration : 10^{18} cm^{-3} or less; depth : 0.35 μm) having a conductivity type different from that of the active layer 2 are selectively formed from the surface of the active layer 2 in a portion of the active layer 2 which is disposed between a pair of current supply electrodes 5₁, 5₂ and a pair of sensor electrodes 7₁, 7₂ and gate (electrode) terminals 27 are formed on the diffusion layers in addition to the structure of FIGS. 11A, 11B.

With the above structure, when a voltage is applied to the gate terminal 27 from the exterior, the depletion layer extends into the active layer 2 to change the passage of a current flowing between the current supply electrodes 5₁ and 5₂, thus making it possible to adjust the offset voltage. In the lateral Hall element, it is necessary to correct a potential difference caused between a pair of sensor electrodes 7₁, 7₂ by the dissymmetry of the resistances between the terminals of an equivalent four-terminal bridge constructed by a pair of current supply electrodes 5₁, 5₂ and a pair of sensor electrodes 7₁, 7₂, and more specifically, it is necessary to arrange the gate terminals 27 in position deviated from the intersection (center of the active layer 2) of a line connecting the centers of the two current supply electrodes 5₁, 5₂ and a line connecting the centers of the two sensor electrodes 7₁, 7₂.

In this case, since the pattern of the lateral Hall element is not symmetrical, it becomes necessary to take a measure for suppressing the extension of the depletion layer towards the active layer 2 by a potential difference between the substrate 1 and the active layer 2 like the fifth to eighth embodiments. That is, even if a fixed potential is applied to the gate terminal 27, it cannot be effectively used by a variation of the depletion layer between the substrate 1 and the active layer 2. FIG. 19 shows the relation between the gate voltage applied to the gate terminal 27 and the adjusted offset voltage. The offset voltage can be easily changed by applying a potential to the gate terminal 27. According to

the data, the offset voltage can be adjusted at the rate of 0.8 mV/V. The thickness (t_{VG}) of the active layer 2 and the depth (t_{Gate}) of the diffusion layer 26 may be set to optimum values in relation to the Hall characteristic. For example, a preferable range of ($t_{VG} - t_{Gate}$) is set to 3.5 to 6 μm since it is preferable to set the specific sensitivity to 6.5 or more. That is, if the thickness t_{VG} of the active layer 2 is extremely larger than the depth t_{Gate} of the diffusion layer 26, a current contributing to generation of the Hall voltage V_h is reduced to lower the specific sensitivity and the function of adjusting the offset voltage by the gate voltage is considerably lowered.

On the other hand, if the thickness t_{VG} of the active layer 2 is extremely smaller than the depth t_{Gate} of the diffusion layer 26 the passage of a Hall current is obstructed by the presence of the diffusion layer 26 so as to lower the specific sensitivity and increase the offset voltage. FIG. 20 is a diagram indicating a variation in the specific sensitivity with respect to a difference between the thickness of the active layer and the depth of the diffusion layer 26. According to FIG. 20, it is determined that the range of ($t_{VG} - t_{Gate}$) which gives the specific sensitivity of 5 or more is set to 2 to 5 μm . When the value of ($t_{VG} - t_{Gate}$) is 3.8 μm , the maximum specific sensitivity is obtained. In order to set the value of ($t_{VG} - t_{Gate}$) to 3.8 μm , it is preferable to set the t_{VG} to 4.55 μm if t_{Gate} is 0.75 μm , for example.

FIG. 21 is a diagram indicating an amount of deviation of the Hall voltage V_h from a straight line used as a reference line and connecting a point of the Hall voltage V_h obtained when the input voltage is 2 V to the origin in relation to the input voltage in the lateral Hall element shown in FIGS. 18A, 18B. As shown in FIG. 21, a deviation amount of the Hall voltage V_h can be suppressed within 0.2% when the input voltage is in the range of 0 to 2 V.

FIGS. 22A, 22B show a modification of the ninth embodiment and indicate a lateral Hall element having four diffusion layers 26. Further, in the lateral Hall element, four gate terminals 27 are formed.

Unlike the lateral Hall element having the two gate terminals 27 shown in FIGS. 18A, 18B, in the lateral Hall element of this modification, a four-terminal bridge can be constructed and more stable and precise adjustment of the offset voltage can be attained.

(Tenth Embodiment)

FIG. 23A is a top plan view of a lateral Hall element according to a tenth embodiment of this invention, and FIG. 23B is a cross sectional view of the lateral Hall element taken along the line 23B-23B of FIG. 23A. The lateral Hall element of this embodiment utilizes a MOS structure instead of the gate of the pn junction structure in the ninth embodiment in the system for adjusting the offset voltage from the exterior. That is, in the lateral Hall element of this embodiment the thickness of the active layer 2 is reduced to 1 μm or less, the isolation technique using a LOCOS oxide film 28 is used for formation of the element isolation region, and one or more MOS structures are formed in the surface region of the active layer 2 which is disposed between a pair of current supply electrodes 5_1 , 5_2 and a pair of sensor electrodes 7_1 , 7_2 to adjust the offset voltage from the exterior. In the MOS structure, a gate oxide film 29 with a film thickness of 10 nm and a gate electrode 30 of polysilicon gate are used. The active layer 2 is of n type, and the film thickness of a buried oxide film 31 is set to 0.5 μm . In this example, a negative potential is applied to the gate electrode 30 and a p channel is formed in the SiO_2/Si interface. Since the active layer 2 is thin, the current path can be easily changed and the offset voltage can be adjusted by applying a voltage to the gate electrode 30.

(Eleventh Embodiment)

FIG. 24 is a top plan view showing a lateral Hall device according to an eleventh embodiment of this invention. In this embodiment, four lateral Hall elements are disposed with an inclination angle of 90 degrees with each other, current supply electrodes 5_1 , 5_2 and sensor electrodes 7_1 , 7_2 of the respective lateral Hall elements are connected in parallel in an orthogonal fashion, and the gate terminals 27 are connected in a desired manner so that a desired potential can be applied to the gate terminals and an offset voltage generated by the piezo resistance effect due to stress can be suppressed from the exterior. The offset voltage can be sufficiently adjusted by use of one gate terminal, but by combining the connections of a plurality of gate terminals 27, the degree and width of variations in the gate terminal voltage and offset voltage adjustment can be selected. In the example of the structure shown in FIG. 24, four lateral Hall elements each of which is the same as the lateral Hall element of FIGS. 18A, 18B (ninth embodiment) are used, two gate terminals 27 of the respective lateral Hall elements are connected in parallel and used as G_1 and G_2 terminals, respectively, and the offset voltage can be adjusted by applying a voltage to the terminals from the exterior. The G_1 terminal is used to adjust the offset voltage in a positive voltage region and the G_2 terminal is used to adjust the negative offset voltage. The lateral Hall element having the MOS gate structure of FIGS. 23A, 23B (tenth embodiment) can be applied to the lateral Hall device of this embodiment.

(Twelfth Embodiment)

FIG. 25 is a circuit diagram showing a domestic watt-hour meter according to a twelfth embodiment and having

one of the lateral Hall elements of the above embodiments mounted thereon. Specifically, the lateral Hall element shown in FIGS. 18A, 18B (ninth embodiment) having the gate terminals 27, for example, is used in FIG. 25. B indicates an application magnetic field which varies in proportion to a current in the to-be-measured system and is converted by means of a core or the like. T_{in} indicates a voltage input terminal used for inputting a voltage of the to-be-measured system and is normally applied with a voltage of AC 100 V. Resistors R_4 , R_5 constitute an attenuator which converts the voltage of the to-be-measured system to a voltage level suitable for the internal circuit of this device. A third operational amplifier OP3 which acts as a buffer outputs a voltage V_1 which varies in proportion to the voltage of the to-be-measured system. The voltage V_1 is an AC or DC voltage which will fluctuate.

A first operational amplifier OP1 passes a current which varies in proportion to the voltage of the to-be-measured system between a pair of current input terminals 5_1 , 5_2 , and specifically, it passes a current I_1 expressed by the following equation (1) between the current supply electrodes 5_1 and 5_2 in the Hall element by outputting a voltage V_2 to the current supply electrode 5_2 to keep the potential of the current supply electrode 5_1 at 0.

$$I_1 = V_1 / R_{in} \quad (1)$$

The output voltage V_2 of the first operational amplifier OP1 is expressed by the following equation (2).

$$V_2 = I_1 \cdot R_{in} \quad (2)$$

where R_{in} indicates a resistance of a portion of the Hall element which lies between the pair of current supply electrodes 5_1 and 5_2 . A subtractor 32 multiplies a difference ($V_a - V_b$) between Hall voltages occurring at a pair of sensor electrodes 7_1 , 7_2 in the lateral Hall element by k and outputs the result of multiplication to an output terminal T_{out} . Since the voltage difference ($V_a - V_b$) is a value which varies in proportion to the electric power of the to-be-measured system, the electric power of the to-be-measured system can be measured by reading the output voltage of the output terminal T_{out} . An offset detector 33 detects offset voltages appearing at the sensor electrodes 7_1 , 7_2 and effects the feedback control for applying a compensation voltage to one of the gate terminals 27 to compensate for the offset. The offset detector 33 and one of the gate terminals 27 which is connected to the offset detector constitute offset compensating means. In the Hall element of this embodiment, a bridge circuit is constructed by four equivalent resistors r_a to r_d , that is, an equivalent resistor r_a between the current supply electrode 5_1 and the sensor electrode 7_1 , an equivalent resistor r_b between the current supply electrode 5_1 and the sensor electrode 7_2 , an equivalent resistor r_c between the sensor electrode 7_1 and the current supply electrode 5_2 , and an equivalent resistor r_d between the sensor electrode 7_2 and the current supply electrode 5_2 , and the offset adjustment can be effected by adjusting the resistance of the equivalent resistor r_d of the bridge circuit. Further, in order to maintain the input resistance R_{in} of the Hall element at a constant value by changing the resistances of the equivalent resistor r_c when the resistance of the equivalent resistor r_d is varied by the offset compensating means to effect the offset compensation, input resistance control means is constructed by a second operational amplifier OP2, resistors R_2 , R_3 and the other one of the gate terminals 27. Further, the resistance R_{in} is set at a fixed value in order to provide constant sensitivity.

When the voltage V_1 is an AC voltage, a polarity switching unit 34 effects the negative feedback for the input of the second operational amplifier OP2 and it is constructed by a fourth operational amplifier OP4 acting as a comparator, inverter 35 and switches SW1 to SW4. The polarity switching unit 34 controls the ON/OFF positions of the switches SW1 to SW4 according to the polarity of the voltage V_1 as shown in the following table 1 to selectively connect the connection node between the resistors R_2 and R_3 to the inverting input terminal or non-inverting input terminal of the second operational amplifier OP2.

TABLE 1

V_1	SW1	SW2	SW3	SW4
positive	ON	OFF	OFF	ON
negative	OFF	ON	ON	OFF

The second operational amplifier OP2 functions to maintain the resistance R_{in} of the Hall element between the pair of current supply electrodes 5_1 and 5_2 at a constant value, and specifically, it adjusts the width of the depletion layer in the active layer 2 by applying an output voltage to the other one of the gate terminals 27 to maintain the potential at the connection node between the resistors R_2 and R_3 at 0. Further, if the resistance R_{in} of the Hall element is controlled to a constant value by adjusting the width of the depletion layer, a current I_2 flowing in the resistors R_2 , R_3 is adjusted in the relation indicated by the following equation (3).

$$I_2 = V_1 / R_2 = V_2 / R_3 \quad (3)$$

V_2 can be expressed by the following equation (4) by substituting the equation (1) into the equation (2).

$$V_2 = V_1 \cdot R_{in} / R_1 \quad (4)$$

The following equation (5) can be derived by eliminating V_1 , V_2 from the equations (3) and (4).

$$R_{in} = R_1 \cdot R_3 / R_2 \quad (5)$$

That is, with the above construction, the input resistance control means constructed by the second operational amplifier OP2 controls the input resistance R_{in} to a constant value as indicated by the following equation (5) irrespective of whether the voltage V_1 is AC or DC.

As a result, a fluctuation in the measurement sensitivity can be prevented even when the resistance of one equivalent resistor r_e is varied to compensate for the offset voltage and suppress the offset voltage to 0.

TABLE 2

Current [A]	error (%)	
	power factor 1.0	power factor 0.5
30	0.00	0.18
15	0.17	0.40
6	0.51	0.51
3	0.50	0.76
2	0.64	0.76
1	0.62	---
characteristic value	0.70	0.58

The above table 2 indicates the current characteristic in a case where the lateral Hall element of this embodiment is mounted on a domestic watt-hour meter. The range of measurement current is 1 to 30 A. A result that the power measurement error is 0.7% when the power factor is 1.0 can be obtained. As the lateral Hall element of this embodiment, the lateral Hall element having the MOS gate structure in FIGS. 23A, 23B (tenth embodiment) can be applied.

The embodiments of this invention are explained above, but this invention is not limited to the above embodiments, and this invention can be variously modified without departing from the technical scope thereof.

Claims

1. A lateral Hall element comprising:

a substrate (1);
a first-conductivity type active layer (2) formed on said substrate;
a first second-conductivity type semiconductor layer (3) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate;
a pair of first first-conductivity type semiconductor layers (4_1 , 4_2) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
current supply electrodes (5_1 , 5_2) respectively formed on said pair of first first-conductivity type semiconductor layers;
a pair of second first-conductivity type semiconductor layers (6_1 , 6_2) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;
sensor electrodes (7_1 , 7_2) respectively formed on said pair of second first-conductivity type semiconductor layers; and
a plurality of second second-conductivity type semiconductor layers (8_1 to 8_3 , 10_1 to 10_3) formed on the surface of said first-conductivity type active layer in position different from said first and second first-conductivity type semiconductor layers.

2. A lateral Hall element comprising:

a second-conductivity type substrate (1);
 a first-conductivity type active layer (2) formed on said substrate;
 a second-conductivity type semiconductor layer (3) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate;
 5 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer; current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor layers;
 10 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layer; sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor layers; and
 15 a third first-conductivity type semiconductor layer (19) having a resistance lower than the first-conductivity type active layer and formed selectively or entirely between said first-conductivity type active layer and said substrate.

3. A lateral Hall element comprising:

20 a substrate (1);
 a first-conductivity type active layer (2) formed on said substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer; current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor layers;
 25 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers; sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor layers;
 30 an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate; and
 an insulating film (21) formed between said first-conductivity type active layer and said substrate.

35 4. A lateral Hall element comprising:

a second-conductivity type substrate (1);
 a first-conductivity type active layer (2) formed on said second-conductivity type substrate;
 40 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer; current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor layers;
 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;
 45 sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor layers;
 a third first-conductivity type semiconductor layer (24) formed between said first-conductivity type active layer and said second-conductivity type substrate; and
 50 a first second-conductivity type semiconductor layer (25) having a resistance lower than said first-conductivity type active layer and selectively formed on said third first-conductivity type semiconductor layer;
 wherein a second second-conductivity type semiconductor layer (23) is formed to surround said first and second first-conductivity type semiconductor layers and formed from the surface of said first-conductivity type active layer to a depth to reach said first second-conductivity type semiconductor layer.

55 5. A lateral Hall element comprising:

a substrate (1);

a first-conductivity type active layer (2) formed on said substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
 current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor layers;
 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;
 sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor layers;
 a plurality of second-conductivity type semiconductor layers (26) formed on the surface of said first-conductivity type active layer in position different from said first and second first-conductivity type semiconductor layers;
 gate electrodes (27) respectively formed on said second-conductivity type semiconductor layers;
 an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate; and
 an insulating film (21) formed between said first-conductivity type active layer and said substrate.

6. A lateral Hall element comprising:

a substrate (1);
 a first-conductivity type active layer (2) formed on said substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
 current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor layers;
 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;
 sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor layers;
 a plurality of second-conductivity type semiconductor layers (26) formed on the surface of said first-conductivity type active layer in position different from said first and second first-conductivity type semiconductor layers;
 gate electrodes (27) respectively formed on said second-conductivity type semiconductor layers;
 an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate; and
 an insulating film (21) formed between said first-conductivity type active layer and said substrate;
 wherein said first-conductivity type active layer has a thickness ranging from 3.5 to 6 μm , and said second-conductivity type active layer has a thickness of 1 μm at most.

7. A lateral Hall element comprising:

a substrate (1);
 a first-conductivity type active layer (2) formed on said substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
 current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor layers;
 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;
 sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor layers;
 an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate; and
 an insulating film (21) formed between said first-conductivity type active layer and said substrate;
 wherein said first-conductivity type active layer has a thickness ranging from 0.5 to 9 μm .

8. A lateral Hall element comprising:

a first-conductivity type substrate (1);
 a first-conductivity type active layer (2) formed on said first-conductivity type substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively
 formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
 current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor
 layers;
 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed
 with a preset distance apart from each other on the surface of said first-conductivity type active layer in position
 different from said first first-conductivity type semiconductor layers;
 sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor
 layers;
 a first second-conductivity type semiconductor layer (24) formed between said first-conductivity type active
 layer and said first-conductivity type substrate; and
 a second second-conductivity type semiconductor layer (23) formed from the surface of said first-conductivity
 type active layer to a depth to reach said first second-conductivity type semiconductor layer to surround said
 first and second first-conductivity type semiconductor layers;
 wherein said first second-conductivity type semiconductor layer has a thickness ranging from 1.5 to 3 μm.

9. A lateral Hall element according to claim 3, characterized by further comprising a gate insulation film (29) formed
 on a portion of said first-conductivity type active layer which is surrounded by said element isolation layer (28);
 and a plurality of gate electrodes (27) formed on said gate insulation film in position different from said current
 supply electrodes and said sensor electrodes.

10. A lateral Hall device comprising:

four lateral Hall elements, each comprising:

a substrate (1);
 a first-conductivity type active layer (2) formed on said substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively
 formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
 current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor
 layers;
 a pair of second first-conductivity type semiconductor layers (6₁, 6₂) of high impurity concentration formed
 with a preset distance apart from each other on the surface of said first-conductivity type active layer in position
 different from said first first-conductivity type semiconductor layers;
 sensor electrodes (7₁, 7₂) respectively formed on said pair of second first-conductivity type semiconductor
 layers;
 a plurality of second-conductivity type semiconductor layers (26) formed on the surface of said first-conductivity
 type active layer in position different from said first and second first-conductivity type semiconductor layers;
 gate electrodes (27) respectively formed on said second-conductivity type semiconductor layers;
 an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a
 depth to reach said substrate; and
 an insulating film (21) formed between said first-conductivity type active layer and said substrate,
 wherein said lateral Hall elements are arranged with an inclination angle of 90 degrees with each other, cor-
 responding one of said current supply electrodes (5₁, 5₂) of said lateral Hall elements are connected in parallel
 in an orthogonal fashion, corresponding ones of said sensor electrodes (7₁, 7₂) of said lateral Hall elements
 are connected in parallel in an orthogonal fashion, and said gate electrodes (27) of said lateral Hall elements
 are connected in a desired fashion.

11. A lateral Hall device comprising:

four lateral Hall elements, each comprising:

a substrate (1);
 a first-conductivity type active layer (2) formed on said substrate;
 a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively
 formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;
 current supply electrodes (5₁, 5₂) respectively formed on said pair of first first-conductivity type semiconductor
 layers;

a pair of second first-conductivity type semiconductor layers (6_1 , 6_2) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;

sensor electrodes (7_1 , 7_2) respectively formed on said pair of second first-conductivity type semiconductor layers;

an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate;

an insulating film (21) formed between said first-conductivity type active layer and said substrate;

a gate insulation film (29) formed on a portion of said first-conductivity type active layer which is surrounded by said element isolation layer (28); and

a plurality of gate electrodes (27) formed on said gate insulation film in position different from said current supply electrodes and said sensor electrodes,

wherein said lateral Hall elements are arranged with an inclination angle of 90 degrees with each other, corresponding ones of said current supply electrodes (5_1 , 5_2) of said lateral Hall elements are connected in parallel in an orthogonal fashion, corresponding ones of said sensor electrodes (7_1 , 7_2) of said lateral Hall elements are connected in parallel in an orthogonal fashion, and said gate electrodes (27) of said lateral Hall elements are connected in a desired fashion.

12. A lateral Hall element comprising:

a substrate (1);

a first-conductivity type active layer (2) formed on said substrate;

a pair of first first-conductivity type semiconductor layers (4_1 , 4_2) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;

current supply electrodes (5_1 , 5_2) respectively formed on said pair of first first-conductivity type semiconductor layers;

a pair of second first-conductivity type semiconductor layers (6_1 , 6_2) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;

sensor electrodes (7_1 , 7_2) respectively formed on said pair of second first-conductivity type semiconductor layers;

a plurality of second-conductivity type semiconductor layers (26) formed on the surface of said first-conductivity type active layer in position different from said first and second first-conductivity type semiconductor layers;

gate electrodes (27) respectively formed on said second-conductivity type semiconductor layers;

an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate; and

an insulating film (21) formed between said first-conductivity type active layer and said substrate,

wherein said lateral Hall element is used as a power detection element by passing a current which is proportional to a voltage of a to-be-measured system between said pair of current supply electrodes, applying a magnetic field proportional to a current of the to-be-measured system, and deriving a Hall voltage proportional to the product of the voltage and current of the to-be-measured system between said pair of sensor electrodes.

13. A lateral Hall element comprising:

a substrate (1);

a first-conductivity type active layer (2) formed on said substrate;

a pair of first first-conductivity type semiconductor layers (4_1 , 4_2) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of said first-conductivity type active layer;

current supply electrodes (5_1 , 5_2) respectively formed on said pair of first first-conductivity type semiconductor layers;

a pair of second first-conductivity type semiconductor layers (6_1 , 6_2) of high impurity concentration formed with a preset distance apart from each other on the surface of said first-conductivity type active layer in position different from said first first-conductivity type semiconductor layers;

sensor electrodes (7_1 , 7_2) respectively formed on said pair of second first-conductivity type semiconductor layers;




an element isolation layer (22) formed to surround said first-conductivity type active layer and formed to a depth to reach said substrate;




an insulating film (21) formed between said first-conductivity type active layer and said substrate;

a gate insulation film (29) formed on a portion of said first-conductivity type active layer which is surrounded by said element isolation layer (28); and
a plurality of gate electrodes (27) formed on said gate insulation film in position different from said current supply electrodes and said sensor electrodes,

wherein said lateral Hall element is used as a power detection element by passing a current which is proportional to a voltage of a to-be-measured system between said pair of current supply electrodes, applying a magnetic field proportional to a current of the to-be-measured system, and deriving a Hall voltage proportional to the product of the voltage and current of the to-be-measured system between said pair of sensor electrodes.

14. A lateral Hall element according to claim 5, characterized in that a difference between a thickness of said first-conductivity type active layer (2) and a thickness of said second-conductivity semiconductor layer (26) lies in a range of 2 to 5 μm .
15. A lateral Hall element according to claim 3, characterized in that said insulating film (21) has a thickness ranging from 0.3 to 2 μm .
16. A lateral Hall element according to claim 5, characterized in that said second-conductivity type semiconductor layers (26) are formed in position different from the intersection of a line connecting the centers of said pair of first first-conductivity type semiconductor layers (4_1 , 4_2) and a line connecting the centers of said pair of second first-conductivity type semiconductor layers (6_1 , 6_2).
17. A lateral Hall element according to claim 5, characterized in that said second-conductivity type semiconductor layers (26) are formed in position deviated from a line connecting said pair of first first-conductivity type semiconductor layers (4_1 , 4_2) to each other.
18. A lateral Hall element according to claim 5, characterized in that said second-conductivity type semiconductor layers (26) are formed in position deviated from a line connecting the centers of said pair of second first-conductivity type semiconductor layers (6_1 , 6_2).
19. A lateral Hall element according to claim 5, characterized in that said element isolation layer is formed of an insulating material or said second second-conductivity type semiconductor layer.
20. A lateral Hall element according to claim 3, characterized in that said element isolation layer is formed of an insulating material or said second second-conductivity type semiconductor layer.








FIG. 3




FIG. 5






FIG. 4A



F I G. 4B



F I G. 4C




FIG. 4D




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 7




FIG. 9



FIG. 8A



FIG. 8B




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 12




FIG. 14




FIG. 13A




FIG. 13B




FIG. 15A




FIG. 15B




FIG. 16A




FIG. 16B

FIG. 17A




FIG. 17B





FIG. 18A



A graph showing the relationship between Offset Voltage (in μV) and Gate Voltage (in V) for two different magnetic field conditions. The Y-axis ranges from -500.00 to 600.00 μV with major grid lines every 100.00 μV . The X-axis ranges from 0.00 to 1.00 V with major grid lines every 0.20 V. Two linear data series are plotted, both showing a positive correlation between Gate Voltage and Offset Voltage.

The upper line is labeled "MAGNETIC FIELD: 500 GAUSS". The lower line is labeled "MAGNETIC FIELD: 0 GAUSS".

Gate Voltage (V)	Offset Voltage (μV) at 500 Gauss	Offset Voltage (μV) at 0 Gauss
0.00	-120.00	-480.00
0.10	-20.00	-360.00
0.20	80.00	-240.00
0.30	160.00	-160.00
0.40	240.00	-80.00
0.50	320.00	0.00
0.60	400.00	80.00
0.70	460.00	150.00
0.80	520.00	220.00
0.90	580.00	280.00
1.00	640.00	350.00

INSDOCID: <EP_0735600A2_1_>




FIG. 20




FIG. 21




FIG. 22A




FIG. 22B




FIG. 23A




FIG. 23B






FIG. 24



THIS PAGE BLANK (USPTO)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 735 600 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
29.09.1999 Bulletin 1999/39

(51) Int Cl.⁶: H01L 43/06

(43) Date of publication A2:
02.10.1996 Bulletin 1996/40

(21) Application number: 96302220.7

(22) Date of filing: 29.03.1996

(84) Designated Contracting States:
CH DE FR GB LI

(30) Priority: 30.03.1995 JP 7268195
14.07.1995 JP 17877995

(71) Applicant: KABUSHIKI KAISHA TOSHIBA
Kawasaki-shi (JP)

(72) Inventors:
• Mochizuki, Hiroshi, c/o K.K. Toshiba
Minato-ku, Tokyo 105 (JP)

• Fujii, Kanae, c/o K.K. Toshiba
Minato-ku, Tokyo 105 (JP)
• Funaki, Hideyuki, c/o K.K. Toshiba
Minato-ku, Tokyo 105 (JP)

(74) Representative: Waldren, Robin Michael
MARKS & CLERK,
57-60 Lincoln's Inn Fields
London WC2A 3LS (GB)

(54) Lateral hall element

(57) A lateral Hall element includes a substrate (1), a first-conductivity type active layer (2) formed on the substrate, a first second-conductivity type semiconductor layer (3) formed to surround the first-conductivity type active layer and formed to a depth to reach the substrate, a pair of first first-conductivity type semiconductor layers (4₁, 4₂) of high impurity concentration selectively formed with a preset distance apart from each other on the surface of the first-conductivity type active layer, current supply electrodes (5₁, 5₂) respectively formed on the pair of first first-conductivity type semiconductor layers, a pair of second first-conductivity type

semiconductor layers (6₁, 6₂) of high impurity concentration formed with a preset distance apart from each other on the surface of the first-conductivity type active layer in position different from the first first-conductivity type semiconductor layers, sensor electrodes (7₁, 7₂) respectively formed on the pair of second first-conductivity type semiconductor layers; and a plurality of second second-conductivity type semiconductor layers (8₁ to 8₃, 10₁ to 10₃) formed on the surface of the first-conductivity type active layer in position different from the first and second first-conductivity type semiconductor layers.




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 96 30 2220

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	DE 23 36 593 A (TEXAS INSTRUMENTS INC) 7 February 1974 (1974-02-07) * figures 1-3 * * page 4, line 1 - line 28 * * page 6, line 10 - line 19 *	2	H01L43/06
A	---	10,11	
A	DD 234 752 A (KARL MARX STADT TECH HOCHSCHUL) 9 April 1986 (1986-04-09) * the whole document *	3,5-7, 10-13	
A	US 4 929 993 A (POPOVIC RADIVOJE) 29 May 1990 (1990-05-29) * figures 12-15 * * column 1, line 35 - column 2, line 30 *	1,2,4,8	
A	EP 0 402 271 A (MITSUBISHI PETROCHEMICAL CO ; NAKAMURA TETSURO (JP)) 12 December 1990 (1990-12-12) * figures 1,2 * * column 2, line 19 - line 53 *	1,2,4,8	
			TECHNICAL FIELDS SEARCHED (Int.Cl.8)
			H01L G01R
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 10 August 1999	Examiner Visscher, E
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : technological background O : non-written disclosure P : intermediate document & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1503 03.92 (P4/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 96 30 2220

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

10-08-1999

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
DE 2336593	A	07-02-1974	IT 991979 B	30-08-1975
			JP 49080982 A	05-08-1974
DD 234752	A	09-04-1986	NONE	
US 4929993	A	29-05-1990	CH 668146 A	30-11-1988
			AT 44423 T	15-07-1989
			AU 590755 B	16-11-1989
			AU 5694786 A	24-12-1986
			CA 1254668 A	23-05-1989
			WO 8607195 A	04-12-1986
			CN 1003480 B	01-03-1989
			CS 275792 B	18-03-1992
			DK 36187 A,B,	22-01-1987
			EP 0204135 A	10-12-1986
			IE 57475 B	10-02-1993
			IN 167116 A	01-09-1990
			JP 7028057 B	29-03-1995
			JP 62502927 T	19-11-1987
			KR 9401298 B	18-02-1994
			MX 168025 B	29-04-1993
			RO 96967 A	30-05-1989
			YU 86186 A	31-12-1989
EP 0402271	A	12-12-1990	JP 3011669 A	18-01-1991
			US 5099298 A	24-03-1992

EPO FORM P0439

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82